Regviz

NXP Semiconductors /LPC43xx /SPI /TSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC43xx/SPI/TSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RESERVED 0 (ABRT)ABRT 0 (MODF)MODF 0 (ROVR)ROVR 0 (WCOL)WCOL 0 (SPIF)SPIF 0RESERVED

Description

SPI Test Status register. For functional testing only.

Fields

RESERVED

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.
ABRT

Slave abort.
MODF

Mode fault.
ROVR

Read overrun.
WCOL

Write collision.
SPIF

SPI transfer complete flag.
RESERVED

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data